A ROBDD-Based Generalized Nodal Control Scheme for Standby Leakage Power Reduction
نویسندگان
چکیده
We present in this paper the method of Generalized Nodal Control for standby leakage power reduction. First, a sparse set of input and internal nodes to control are identified using a novel algorithm based on Reduced Ordered Binary Decision Diagrams (ROBDDs) and Fiduccia-Mattheyses Partitioning. Then, customized control gates with ”forced” transistor stacks are inserted at these select locations to achieve effective subthreshold leakage control with minimal overhead addition. Compared to the method of input assignment, our technique is more generalized and more effective, especially on large circuits with high logic depths. We implemented our algorithm in C and tested it on several ISCAS85 and MCNC91 benchmark circuits. Experimental results show an average of 29% standby leakage power reduction and a worst runtime
منابع مشابه
Simultaneous Delay, Yield, and Total Power Optimization in Deep-submicron Cmos Technology Using Gate-sizing, Threshold Voltage Assignment, Nodal Control, and Technology Mapping
The aggressive scaling of CMOS technology below 90nm brings forth many great new physical challenges that must be addressed in the forefront of the design cycle. In addition to meeting the usual timing and dynamic/switching power budgets, designers must also now carefully consider issues such as leakage current/power, crosstalk noise, electromigration, IR drop, and even manufacturing process va...
متن کاملDeep Sub-Micron SRAM Design for Ultra-Low Leakage Standby Operation
Deep Sub-Micron SRAM Design for Ultra-Low Leakage Standby Operation by Huifang Qin Doctor of Philosophy in Engineering Electrical Engineering and Computer Sciences University of California, Berkeley Professor Jan M. Rabaey, Chair Suppressing the standby current in memories is critical in low-power design. By lowering the supply voltage (VDD) to its standby limit, the data retention voltage (DRV...
متن کاملLeakage power reduction techniques of 45 nm static random access memory (SRAM) cells
As the technology scales down to 90 nm and below, static random access memory (SRAM) standby leakage power is becoming one of the most critical concerns for low power applications. In this article, we review three major leakage current components of SRAM cells and also discuss some of the leakage current reduction techniques including body biasing, source biasing, dynamic VDD, negative word lin...
متن کاملLow Leakage Asynchronous PP based Single Ended 8T SRAM bit-cell at 45nm CMOS Technology
Low power SRAM memory designs has become challenging for portable device applications. Semiconductor/ VLSI industry growth has exponentially demanding low leakage power SRAM designs for high performance chips and microprocessors. To get optimized standard cell memory design for battery operated devices at deep sub micron CMOS technology, a low leakage Asynchronous 8T SRAM is proposed. In this p...
متن کاملDiode Based Ground Bounce Noise Reduction for 3-Bit Flash Analog to Digital Converter
Flash ADC is an important component for realization of high speed and low power devices in signal processing system .As technology scale down, leakage current becomes the most concerned factor. This paper reports the power gating technique to provide the reduction mechanism for suppressing the leakage current effectively during standby mode but it introduces ground bounce noise. We designed a “...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
عنوان ژورنال:
دوره شماره
صفحات -
تاریخ انتشار 2004